View MT90210_8145130.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

2-145 MT90210 multi-rate parallel access circuit features ? parallel-to-serial and serial-to-parallel conversion of up to 1536 full duplex channels or 3072 time-slots ? serial port data rates selectable between 2.048, 4.096 or 8.192 mb/s ? provides a mechanism for a double buffer function to be implemented in external memory ? 24 serial i/o lines programmable in different modes: 12 in/12 out at 8.192 mb/s (1536 full duplex channels) or 24 bidirectional line modes for 2.048 and 4.096 mb/s ? provides a bidirectional 8-bit parallel port operating at 16.384 or 32.768 mbyte/s for direct interface to external memory (dual port) ? provides an external 13-bit output address bus for direct connection with an 8k-position dual port memory ? jtag boundary scan applications ? fast access to st-bus, scsa, mvip, and h-mvip serial backplanes ? voice processing cards for computer telephony integration (cti) ? video and teleconferencing bridge cards ? fast dsp access to serial tdm buses description the MT90210 is a 100-pin device used to interface a parallel bidirectional 8 bit bus to 24 time division multiplexed (tdm) serial streams. the device is con?gured to perform simultaneous parallel-to-serial and serial-to-parallel conversion with the capability of handling up to 3072 channels, 1536 on the transmit and 1536 on the receive direction. depending on the operation mode selected at the mode pins, the individual 64 kb/s channels on the serial links may be con?gured as inputs or outputs. the data on the parallel bus is in a format suitable for interfacing with a dual-port ram. depending on the data rate selected by the md0-md2 input pins, serial data is clocked in and out on the serial streams at either 2.048, 4.096 or 8.192 mb/s. ds5026 issue 2 august 1998 ordering information MT90210al 100 pin pqfp -40 to +85 c figure 1 - functional block diagram s0 ? ? shift registers address mode control p0 ? ? p7 oeser a0 external memory wbc c16+ md0 md1 f0i boundary scan test tdi generator s23 ? ? ? ? ? ? mux read counter write counter md2 hc4 c16- pllvdd pllvss lp1,lp2 pllagnd ckout rdin pclk rst strobe access control sclk tck tms trst tdo ? ? ? ? a12 ? ? ? ? timing generation pll rbc r/ w1 r/w2 analog preliminary information
MT90210 preliminary information 2-146 figure 2 - pin connections pin description pin name description 95-97, 100, 1-3, 6 s0-s2, s3, s4-s6, s7 serial lines 0-7 (ttl compatible with internal pullups in the range 25 - 125k w ). bidirectional, time division multiplexed serial streams. according to mode selected by md0-2 inputs, distinct data rates can be selected at the serial port. in mode 3, these lines are con?gured as inputs only. in modes 1, 2, 4 and 5, these lines become bidirectional. 7-9, 11-15 s8-s10, s11-s15 serial lines 8-15 . see description for s0-s7 above. in mode 3, s8-s11 are inputs and s12-s15 are outputs. in modes 1, 2, 4 and 5 these are bidirectional lines. 18-22, 24-26 s16-s20 s21-s23 serial lines 16-23. see descripton for s0 - s7 above. for mode 3, these lines are outputs and operate at 8.192 mb/s rates. when operating in modes 1, 2, 4 and 5, these lines are bidirectional. 27 tdo boundary scan test data output. 29 rdin read p0-p7 input clock . this input is used by the MT90210 to sample bytes coming in at the parallel port p0-p7 lines. typically, the user should connect ckout to this input. 30 oeser serial port output enable (input). on the parallel-to serial conversion direction, this input is used by the MT90210 to know which time-slots on the serial output streams will be placed in high-impedance. this input is sampled synchronously along with the parallel input data before the parallel-to-serial conversion takes place. when low, output serial channels are actively driven. when set high, the output bus drivers are disabled. 100 pin pqfp 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 22 24 26 28 30 32 34 36 38 40 44 46 48 42 82 100 98 96 94 92 88 86 84 90 20 18 16 14 12 10 8 6 4 2 vss vdd a6 a7 a8 a9 vdd vss a10 a11 a12 vdd vss rbc wbc vss s0 s2 s3 s1 s7 s8 s4 s9 s10 s11 s12 vss s6 s16 s15 s14 s13 s5 s23 tdo vss vdd s17 s18 s19 s20 s21 s22 vss vdd vss2 oeser vss rdin pllvss td vss2 hc4 iddtn c16+ vdd2 trst tck md0 md1 tms pllagnd lp2 lp1 md2 tdi c16- f0i sclk vss pll vdd vdd2 ck out pclk r /w2 r/ w 1 p0 p1 p2 p3 p4 p5 p6 p7 strobe a0 a1 vdd vss a2 a3 vss vss vdd vdd vss a5 a4 rst note: the pqfp package meets the jedec standard mo-108, cc1. critical dimensions: lead pitch = 0.65mm, body size = 14mm x 20mm, package size = 17.9mm x 23.9mm.
preliminary information MT90210 2-147 31 sclk serial port clock (input) . the sclk clock is used to control the serial port operation in modes 1,2,3 and 4. depending on the operation mode selected at the md0-md2 inputs, this input can accept 4.096 (md2-0=000), 8.192 (md2-0=001) or 16.384 (md2-0 =010 and 011) mhz clock. in mode 5, this input is ignored. 32 hc4 h-mvip c4. this is a 4.096 mhz clock utilized in modes 4 and 5 to maintain compatibility with existing mvip-90 systems. it is utilized to sample the frame pulse input (f0i). not used in modes 1 - 3. 33 tdi boundary scan test data input. 34 tms boundary scan test mode select. 35 tck boundary scan test clock. 36 trst boundary scan test reset. 37 f0i frame synchronization signal (ttl compatible input). this input signal establishes the frame boundary for the serial input/output streams. 38-40 md2-md0 operation mode bits 0-2 (input). selects the data rate for the time division, multiplexed serial streams. 2.048 (mode 1, md2-0=000), 4.096 (mode 2, md2-0=001) or 8.192 (mode 3, md2-0=010) mb/s data rates are available. when md2-0 are set to 011 (mode 4), the MT90210 operates in mixed data rates mode where s16-23 operate at 8.192 mb/s and the remaining serial streams run at 2.048 mb/s. in mode 5 (md2-0=100), the MT90210 operates as per mode 4 but the device will accept a differential clock reference at 16.384 mhz at pins c16+ and c16-. 42 c16+ serial port clock input. in mode 5 (md2-0= 100), this is a 16.384 mhz differential signal. note used in modes 1 - 3. 43 c16- serial port clock input . the complement to c16+. 45 td reserved - do not connect. 46 iddtn connect to ground. 47 pllvss pll ground input. 48 lp2 loop filter input. an external rc circuit is required at this input, refer to figure 10. 49 lp1 loop filter input. an external rc circuit is required at this input, refer to figure 10. 50 pllagnd pll analog ground output. provides ground to pll loop ?lter, refer to figure 10. 51 pllvdd pll power input. +5v 52 rst reset. a low on this pin resets the device. 53 pclk parallel port clock input . ckout must be connected to this input. 54 ckout internal vco output signal. output of internal pll frequency multiplier. in mode 1 the frequency is 16.384 mhz, for the other modes the frequency is 32.768 mhz. must be connected to pclk only. 56 r/ w1 read/write output 1. this output signal toggles low for the last half of a memory write cycle indicating valid data. 57 r/w2 read/write output 2. this output is low for memory read operations and high for memory write operations. pin description (continued) pin name description
MT90210 preliminary information 2-148 58-59, 61-62, 64, 66-68 p0-p1, p2-p3, p4, p5-p7 parallel input/output data bus. this 8 bit data bus is a bidirectional parallel port used to perform 8-bit transactions between the MT90210 and the external dual port ram. data is clocked in and out of the p0-p7 parallel port according to figures 22 and 23. 70 strobe strobe output. this output is typically connected to the chip-enable input of the external dual port ram. it is kept low during all read cycles, stays high during inactive periods and goes low for the last half of a memory write cycle. 72-73, 75- 77, 80-82, 84-85, 87, 89-90 a0-a1, a2-a4, a5-a7, a8-a9, a10, a11-a12 external memory address outputs a0-a12. these 13 address output lines are provided by the MT90210 to allow a direct connection to an external dual port ram. 91 rbc read data block complete (output) . a transition on this output is used to notify the external cpu that the MT90210 has ?nished reading the contents of one entire 125 m s frame from the external dual port memory (e.g.; from addresses 0000h to 0fffh in modes 3, 4 or 5). whenever rbc toggles, the MT90210 starts reading the next half of the memory (addresses 1000h to 1fffh) while the local cpu updates the ?rst half with more data to be sent. rbc toggles every 125 m s. when this signal is low, the MT90210 is reading the lower memory block. 94 wbc write data block complete (output). a transition on this output is used to notify the external cpu that the MT90210 has ?nished writing the contents of one entire 125 m s frame into the external dual port memory (e.g; from addresses 0000h to 0fffh in modes 3,4 or 5). once wbc toggles, the local cpu can access the dual port memory to get the data while the MT90210 writes the contents of the next 125 m s frame into the other half (addresses 1000h to 1fffh) of the dual port memory. wbc toggles every 125 m s. when this signal is low, the MT90210 is writing to the lower memory block. 4,16, 63, 71, 78, 86, 92, 99 v dd supply input. +5v. 41, 55 v dd2 supply input. +5v. 5,10, 17, 23, 60, 65, 69, 74, 79,83, 88, 93, 98 v ss ground. 28 v ss2 ground. pin description (continued) pin name description
preliminary information MT90210 2-149 functional description the MT90210 is a 100-pin device that converts incoming serial telecom streams of 2.048, 4.096 or 8.192 mb/s on to an 8-bit parallel bus, and converts input data on this parallel bus to the outgoing serial telecom links. the device is con?gured to perform simultaneous parallel-to-serial and serial-to-parallel conversion. MT90210 interfaces up to 24 bidirectional serial data streams to a byte oriented parallel port for access by a dual-port ram. it contains an address generator for parallel port read and write operations directly to an external dual port memory. a single MT90210 device can handle up to 3072 channels, 1536 on the transmit and 1536 on the receive direction. depending on the operation mode selected at the mode pins (md0-md2), the 64 kb/s serial telecom channels may be con?gured as inputs or outputs. the data on the parallel bus is in a format suitable for interfacing with popular dual port memories. depending on the data rate selected by the md0- md2 input pins, serial data is clocked in and out on the serial streams at either 2.048, 4.096 or 8.192 mb/s, as shown in figure 6. a mechanism for implementing external double buffering is provided by the write block complete (wbc) and read block complete (rbc) output pins. double buffering the data allows the processor to independently access an entire frame of data in the external memory while the MT90210 reads or writes the complementary frame in the memory. for example, in mode 3 (figure 4), during the ?rst frame the MT90210 will read and write in to the ?rst half of the memory space (block 0) and during the second frame the MT90210 will read and write in to the second half of the memory space (block 1). within each block the transmit data and receive data are separated and located at ?xed address locations. the operation of wbc and rbc is shown in figures 7a and 7b. on the external memory port side, the device performs 8-bit wide operations with a cycle time of 30 or 61 ns. the parallel port operates at 16.384 mbyte/s (for mode 1) or 32.768 mbyte/s (for modes 2,3,4 and 5). to create the high speed clock required to manage the byte operations at the parallel port, a built in pll multiplies the serial port input clock (sclk) by a factor of two or four depending on the mode. in all operation modes, the user should connect the pll ckout to pclk input. a separate input pin, output enable serial ( oeser pin 30), may be used to selectively tristate individual 64kb/s serial links. by using a 9-bit external dual port ram and connecting the ninth bit to oeser as shown in figure 9, the processor may disable an individual channel by setting the ninth bit for that channel in the transmit (tx) portion of the current block. the remaining 8 bits for this channel may be any value since they are ignored by the MT90210 when the ninth bit is 1. to avoid contention on the serial bus, it is recommend that the user con?gure all serial streams as inputs at start-up. this may be done by setting all oeser bits to 1 in the tx portions of both memory blocks. in mode 3, the serial streams are permanently con?gured as 12 inputs and 12 outputs, and the state of oeser is ignored. an overview of cti bus protocols multi-vendor integration protocol (mvip) provides a coherent approach to building solutions for worldwide markets by merging computing and communications technologies under one open architecture. mvip ensures inter-operability among telephone-based resources (such as trunk interfaces, voice, video, fax, text-to-speech, speech recognition) for use within a computer chassis in an individual or networked con?guration. h-mvip addresses the need for higher telephony traf?c capacity in individual computer chassis. h-mvip de?nes three major items that together make a useful digital telephony transport and switching environment: the h-mvip digital telephony bus with up to 3072 "time-slots" of 64 kb/s each; a bus interface with digital switching that allows a group of h-mvip interfaced circuit boards to provide complete, ?exible, distributed telephony switching; and a logical device driver model and standard software interface to a logical model. operating modes the MT90210 device can operate in one of ?ve modes appropriate for different application needs. mode selection must be done while the device is in reset ( rst low and a valid clock applied to the pclk input). these modes are explained in the following paragraphs. mode 1: the serial input/output format conforms to the st-bus requirements when the data rate is 2.048 mb/s (see figure 6). serial port clock (sclk) is 4.096 mhz. the on-chip pll produces a phase locked 16.384 mhz clock (ckout) from the sclk input. in this data rate operation, the 24 serial lines (s0-23) become bidirectional links at 2.048 mb/s. the st-bus is a time-division multiplexed serial bus with 32, 8-bit channels per frame. frame boundaries are delineated by the frame pulse. figure 3 depicts
MT90210 preliminary information 2-150 how the data from the serial port is mapped into the external dual port memory. figure 3 - dual port ram memory map for mode 1 mode 2 : when the device is con?gured for 4.096 mb/s data rate operation, each of the 24 time- division multiplexed serial streams is made up of 64 channels. in this data rate operation, the 24 serial lines (s0-23) become bidirectional links at 4.096 mb/s. serial port clock (sclk) is 8.192 mhz. the on-chip pll produces a phase locked 32.768 mhz clock (ckout) from the sclk input. figure 4 depicts how the data from the serial port is mapped into the external dual port memory. mode 3 : when the device is con?gured for 8.192 mb/s data rate operation, each of the 24 time- division multiplexed serial streams is made up of 128 channels. in this mode, bidirectional operation on the serial port streams is not provided and the MT90210 is set in a 12 in / 12 out con?guration and the oeser input is ignored. streams s0-s11 are con?gured as inputs, and s12-s23 are con?gured as outputs. serial port clock is 16.384 mhz. the on-chip pll doubles this clock to produce a ckout clock of 32.768 mhz. figure 4 depicts how the data from the serial port is mapped into the external dual port memory. figure 12 and table 3 show the write and read operations on the parallel port at the frame boundary. figure 4 - dual port ram memory map for modes 2 and 3 mode 4: the MT90210 is con?gured such that the 24 serial streams are bidirectional and split into two different functional groups: (i) streams s0-s15 operate at 2 mb/s rate (512 timeslots), (ii) s16-s23 operate at 8.192 mb/s rate (1024 timeslots). memory mapping for mode 4 is described in figure 5. for compatibility with legacy mvip timing, mode 4 provides an additional clock input at 4.096 mhz (hc4 input pin) which allows the device to detect frame sync pulse ( f0i) with a typical width of 244 ns. in mode 4, the 16.384 (sclk) and 4.096 (hc4) mhz clocks should be in sync according to h-mvip speci?cations. the on-chip pll doubles sclk to produce a ckout signal of 32.768 mhz. figure 13 and table 4 show the write and read operations on the parallel port at the frame boundary. mode 5 : identical operation as per mode 4 with the difference that the 16.384 mhz clock is a differential signal received at the two input pins, c16+ and c16- of the MT90210 device. the differential clock is needed to eliminate distortion in the clock signal passing through a ribbon cable as per h-mvip speci?cation. the sclk input is not used in this mode. memory mapping for mode 5 is depicted in figure 5. 0000 0800 0fff block 0 block 1 mode 1 24 bidirectional streams at 2.048mb/s address outputs used: a0-a11; 768 bytes for tx 768 bytes for rx unused memory space legend: 02ff 06ff 0aff 0eff 0400 0c00 768 bytes for tx 768 bytes for rx a12 always zero. 0000 1000 1fff block 0 block 1 modes 2 & 3 24 bidirectional streams at 4.096mb/s, address outputs used: a0-a12 1536 bytes for tx 1536 bytes for rx unused memory space or 12 in / 12 out at 8.192mb/s legend: 05ff 0dff 15ff 1dff 0800 1800 1536 bytes for tx 1536 bytes for rx
preliminary information MT90210 2-151 figure 5- external double buffer operation and memory arrangement in modes 4 and 5. bidirectional operation: serial output channel timeslots can be tri-stated by setting the oeser input pin high during a speci?c parallel channel timeslot. note that when operating in bidirectional mode, the MT90210s i/o buffers on the serial port are permanently at high impedance and the control of contention on the serial bus has to be done by the user through the oeser input pin. in modes 1, 2, 4 and 5 all of the transmit channels on the serial port side are copied back to the memory interface. this is true only in bidirectional modes (i.e., modes 1, 2, 4 and 5). note that only the transmit (output) channels are copied back to the memory and that the input channels remain unaffected. for a speci?c time-slot sampled at the external memory parallel interface, the respective oeser input pin must be in the desired state; i.e., the sampling of the oeser input is synchronized with the parallel byte read at the p0-p7 lines. functional operation of the MT90210 device at the parallel interface for modes 1, 2, and 3 figures 8, 12, and 13 depict the parallel port read and write operation of the MT90210 device. the state of the signals r/ w1, r/w2 and strobe de?nes a valid read or a valid write operation. during a valid read operation the signals strobe and r/w2 stay low while the signal r/ w1 is always high. for the valid write operation the signal r/w2 always stays high while the signals r/ w1 and strobe toggle. table 3 represents the sequence of events as depicted in figure 12 during the last channel at the end of an st-bus frame. the MT90210 device repeats the same sequence of operation during the entire frame. for example, during channel 127 at the end of an st-bus frame the MT90210 will write channel 126 (streams 0 to 11) and read from channel 1 (streams 12 to 23) of the next frame as shown in table 3. note that there is a two channel difference between a write and a read sequence. in mode 1 and mode 2, the MT90210 device performs a group of writes and a group of reads separated by 8 pclk periods, while for modes 3, 4 and 5 they are separated by 4 pclk periods. functional operation of the MT90210 device at the parallel interface for mode 4 and mode 5 table 4 represents the sequence of events when the MT90210 device is operating at a mixed rate of operation (mode 4 and mode 5) as depicted in figure 13. the MT90210 device repeats the same sequence of operation as shown in table 4 throughout the entire frame. in mode 4 and mode 5 the MT90210 device is configured with 24 bidirectional serial streams and split into two different rates: s0 to s15 operate at 2.048 mb/s data rates (512 time-slots) and streams s16 to s23 run at 8 mb/s data rates (1024 time-slots). in this mode, 12 writes are carried out during a parallel port write cycle and 12 reads during a read cycle. of each group of 12, 8 are dedicated to the high-speed 8.192 mb/s links, therefore four slots are available for the 2.048 mb/s links. to process all the 16 streams devoted for 2.048 mb/s, four separate write or read cycles are required (these slots are denoted with the suf?x "a", "b", "c", "d" in figure 13). each write or read cycle will use four time-slots. for example, read or write cycle "a" uses streams s0 to s3, read or write cycle "b" uses streams s4 to s7, read or write cycle "c" uses streams s8 to s11 and read or write cycle "d" uses streams s12 to s15 (see table 4). there is a two channel difference between a read and write sequence for 2 mb/s data and an eight channel difference for 8 mb/s data. block 0 0000 0400 0c00 0800 block 1 1000 1c00 1800 1fff 512 bytes for s0-s15 tx 1024 bytes for s16-s23 tx 1400 01ff 09ff 11ff 19ff 1024 bytes for s16-s23 rx 512 bytes for s0-s15 rx 512 bytes for s0-s15 tx 1024 bytes for s16-s23 tx 1024 bytes for s16-s23 rx 512 bytes for s0-s15 rx s0-s15 bidirectional 2.048mb/s streams s16-s23 bidirectional 8.192mb/s streams address outputs used: a0-a12 unused memory space legend:
MT90210 preliminary information 2-152 figure 6 - serial port functional timing sclk, c16 sclk f0i serial i/o 2 mb/s serial i/o 4 mb/s frame boundary established by f0i ch. 31, bit 1 ch. 31, bit 0 ch. 0, bit 7 ch. 0, bit 6 ch. 63, bit 2 ch. 63, bit 1 ch. 63, bit 0 ch. 0, bit 7 ch. 0, bit 6 ch. 0, bit 5 serial i/o 8 mb/s (16 mhz) (8 mhz) sclk (4 mhz) ch. 0, bit 7 ch. 0, bit 6 ch. 0, bit 5 ch. 0, bit 4 ch. 127, bit 0 ch. 127, bit 1 ch. 127, bit 2 ch. 127, bit 3 ch. 0, bit 3 ch. 0, bit 2 ch. 127, bit 4 ch. 127, bit 5 figure 7a - wbc and rbc output transition p0-p7 a0-a12 wbc MT90210 will handle parallel por t MT90210 finishes writing data from frame n. address x last write address of frame n data out inactive w r i t e r e a d transactions related to frame n +1. data out inactive p0-p7 a0-a12 wbc MT90210 will handle parallel port MT90210 finishes reading data from frame n. address y last read address of frame n data in inactive transactions related to frame n +1. data in inactive
preliminary information MT90210 2-153 jtag support the MT90210 jtag interface is designed according to the boundary-scan standard ieee1149.1. the standard speci?es a design-for-testability technique called boundary-scan test (bst). a boundary-scan ic has a shift-register stage or boundary-scan cell (bsc) in between the core logic and the i/o buffers adjacent to each i/o pin. the bscs can control and observe what happens at each i/o pin of the ic. the operation of the boundary-scan circuitry is controlled by a test access port (tap) controller. t est access p or t (t ap) the test access port (tap) provides access to many test support functions built into the MT90210. it consists of three input connections and one output connection. the following connections form the tap: ? test clock input (tck) ? test mode select input (tms) ? test data input (tdi) ? test port reset (trst) ? test data output (tdo) figure 7b - wbc and rbc operation in relation to accessing data from block 0 and block 1 rbc wbc exclusive access of block 0 exclusive access of access of both block 0 & block 1 exclusive access of block 0 t na t na ~ 1 timeslot for modes 1, 2 & 3 t na ~ 3 timeslots for modes 4 & 5 125 us 125 us access of both block 0 & block 1 t na block 1 figure 8 - parallel port functional read/write operation pclk sclk a wr a wr a rd a rd a0-a12 r/w2 r/ w1 str obe rd rd wr p0-p7 note: the MT90210 device performs groups of writes and groups of reads separated by 4 inactive pclk periods wr for modes 3, 4 and 5. in mode 1 and mode 2, the write and read groups are separated by 8 pclk periods. toggles only during changes state (high to low) of reads or block of writes low during read cycle, periods and toggles write data cycle on every change of a block high during inactive during write cycles
MT90210 preliminary information 2-154 instr uction register in accordance with the ieee 1149.1 standard, the MT90210 uses public instructions listed in table 1. the MT90210 jtag interface contains a two bit instruction register. instructions are serially loaded into the instruction register from the tdi when the tap controller is in its shift-ir state. subsequently, the instructions are decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to de?ne the serial test data register path that is used to shift data between tdi and tdo during data register scanning. t est data registers as speci?ed in the ieee 1149.1 standard, the MT90210 jtag interface contains two test data registers: ? the boundary scan register ? the bypass register the MT90210 boundary-scan register contains 144 bits. bit 144 in table 2 is the ?rst bit clocked out. all tristate enable bits are asserted high: a logic 1 enables the corresponding group of outputs/bidirectionals. note that clocking all zeros into the scan path register will set all outputs to tristate. table 2 - boundary scan register ? b - bidirectional: input cell, output cell followed by tristate cell. i - input: input cell. o - output: output cell, followed by tristate cell. bits de?nition bsc type ? 1:60 s4 - s23 b 61 rdin i 62 oeser i 63 sclk i 64 hc4 i 65 f0i i 66:68 md2 - md0 i 69 rst i 70 pclk i 71:72 cko o 73:76 r/ w1 - r/w2 o 77:100 p0 - p7 b 101:102 strobe o 103:128 a0 - a12 o 129:130 rbc o 131:132 wbc o 133:144 s0 - s3 b i[0:1] instruction description [00] extest boundary-scan register selected, test enabled this instruction is speci?cally provided to allow board-level interconnect testing of opens, bridging errors etc. when the extest instruction is selected, the on-chip logic is isolated from the MT90210s i/o pin such that the value of the i/o pins is determined by its boundary-scan register. data for the execution of this instruction can be preloaded into the boundary-scan register with the sample/preload instruction. [01], [10] sample/ preload boundary-scan register selected, test disabled two functions can be performed by the use of this instruction. it allows a sample (snapshot) of the normal operation of the MT90210 to be taken for examination. and, prior to the selection of another test operation, a preload can place data values into the latched parallel outputs of the boundary-scan cells. during the execution of the instruction, the on-chip logic operation is not hampered in any way. [11] bypass/ notest bypass register selected, test disabled this instruction is used to bypass the MT90210 while performing boundary-scan testing on other devices with scan registers in the same serial register chain. the MT90210 is allowed to function normally. this instruction is automatically loaded upon reset of the MT90210, as speci?ed in ieee1149.1 table1 - instruction register
preliminary information MT90210 2-155 applications the MT90210 device may be used in applications such as video and teleconferencing bridge cards and voice processing cards for cti (computer telephony integration). MT90210 transfers all tdm channels of the st-bus interface into an external buffer. this eliminates long answer time and permits fast dsp access to st-bus, scsa, mvip or h-mvip serial tdm buses. the MT90210 component can be set in h-mvip mode with 24 fully bidirectional serial streams that are con?gured in different data rate combinations. two data i/o subsets of h-mvip are provided by the MT90210: (i) the 24/2 mode in which all 24 lines operate at 2.048 mb/s and (ii) the mixed rate of operation in which 16 streams operate at 2.048 mb/s and the remaining 8 streams operate at 8.192 mb/s data rates. when operating at 8.192 mb/s rates, the MT90210 automatically terminates the c16+ and c16- differential clocks speci?ed by the h-mvip speci?cations. figure 9 shows a functional block diagram of the MT90210 in a typical application. figure 9 - functional example of the MT90210 application circuit interface to pc bus r/ w l MT90210 a 12l -a 0l i/o 8l -i/o 0l lp1 lp2 s0-s23 c16- f0i hc4 rbc wbc md0 md1 md2 (customer specific control r/ w1 sem r ce r r/ w r oe r i/o 8r -i/o 0r a 12r -a 0r ce l oe l ms a12-a0 p7-p0 oeser strobe sem l 9 th bit r/w2 for monitoring purpose ckout pclk rdin st-bus logic) c16+ tms,tck and/or hardware control boundary scan connector sclk dual port ram* rst tdi,tdo trst 13 mvip 8 khz mode 4 & 5: 4.096 mhz mode 5: 16.384 mhz mode 5: 16.384 mhz +5v +5v 9 5 24 +5v 13 9 external mode 1: 4.096 mhz mode 2: 8.192 mhz & 4: 16.384 mhz mode 3 scsa h-mvip pllagnd * note: dual port ram: cypress part number: cy7b145-15 and idt part number idt7015
MT90210 preliminary information 2-156 pll considerations the MT90210 device contains an analog phase- locked loop (pll) which is used to create a higher speed clock for parallel port operation from the input sclk. this analog pll requires a loop ?lter circuit to be connected to the lp1 and lp2 pins, as shown in figure 10. additionally, the following design considerations are recommended for the pll circuitry: ? phase tolerance and jitter are independent of the pll frequency. ? jitter is affected by the noise on the pllvdd and pllvss pins. it will increase if the noise level increases and is recommended to be kept less than 10 mhz on pllvdd. ? use of a c2 capacitor of 15-25pf ( +10%) is recommended to reduce jitter. ? the components should be connected within one inch (1") of the package. ? use a wide pcb trace for pllvdd and pllvss separate from the device vdd/vss connections. ? in some setups, an rc network (figure 11) between pllvdd and pllvss supplies helps to reduce jitter. figure 11 - pllvdd/pllvss rc circuit pllvdd pllvss +5v 100 w 1.0nf MT90210 figure 10 - analog pll low pass filter circuit pllagnd lp1 lp2 c2 r1= 3k w r2= 100 w + 5% c1= 10nf + 5% c2= 20pf r2 c1 r1 MT90210
preliminary information MT90210 2-157 table 3 - functional example of the read and write operation (mode 3) pclk cycle read write channel stream memory address 1 - wr 126 0 0de8h 2 - wr 126 1 0de9h 3 - wr 126 2 0deah 4 - wr 126 3 0debh 5 - wr 126 4 0dech 6 - wr 126 5 0dedh 7 - wr 126 6 0deeh 8 - wr 126 7 0defh 9 - wr 126 8 0df0h 10 - wr 126 9 0df1h 11 - wr 126 10 0df2h 12 - wr 126 11 0df3h 13 to 16 inactive 17 rd - 0 0 1000h 18 rd - 0 1 1001h 19 rd - 0 2 1002h 20 rd - 0 3 1003h 21 rd - 0 4 1004h 22 rd - 0 5 1005h 23 rd - 0 6 1006h 24 rd - 0 7 1007h 25 rd - 0 8 1008h 26 rd - 0 9 1009h 27 rd - 0 10 100ah 28 rd - 0 11 100bh 29 to 32 inactive
MT90210 preliminary information 2-158 table 4 - functional example of the parallel interface for mode 4 and 5 pclk cycle read write 8mb/s channel 8 mb/s stream 2 mb/s channel 2 mb/s stream memory address 1 - wr 124 16 - - 0fe0h . . 8 - wr 124 23 - - 0fe7h 9 - wr - - 31 0 09f0h 10 - wr - - 31 1 09f1h 11 - wr - - 31 2 09f2h 12 - wr - - 31 3 09f3h 13 inactive . . 16 17 to 24 rd - 4 16 to 23 - - 0420h to 0427h 25 to 28 rd - - - 1 0 to 3 0010h to 0013h 29 to 32 inactive 33 to 40 - wr 125 16 to 23 - - 0fe8h to 0fefh 41 to 44 - wr - - 31 4 to 7 09f4h to 09f7h 45 to 48 inactive 49 to 56 rd - 5 16 to 23 - - 0428h to 042fh 57 to 60 rd - - - 1 4 to 7 0014h to 0017h 61 to 64 inactive 65 to 72 - wr 126 16 -23 - - 0ff0h to 0ff7h 73 to 76 - wr - - 31 8 to 11 09f8h to 09fbh 77 to 80 inactive 81 to 88 rd - 6 16 to 23 - - 0430h to 0437h 89 to 92 rd - - - 1 8 to 11 0018h to 001bh 93 to 96 inactive 97 to 104 - wr 127 16 to 23 - - 0ff8h to 0fffh 105 to 108 - wr - - 31 12 to 15 09fch to 09ffh 109 to 112 inactive 113 to 120 rd - 7 16 to 23 - - 0438h to 043fh 121 to 124 rd - - - 1 12 to 15 001ch to 001fh
preliminary information MT90210 2-159 figure 12 - modes 1, 2, 3 read/write timing frame n, last channel frame n+1, channel 0 rbc wbc finished reading last channel of frame n p7:p0 finished writing last channel of frame n f0i r/ w1 r/w2 strobe write data from s23-s0 frame n, 2 nd last channel read data for s23-s0 frame n+1, channel 0 write data from s23-s0 frame n, last channel read data for s23-s0 frame n+1, channel 1 s23:s0
MT90210 preliminary information 2-160 figure 13 - mode 4 and mode 5 read/write timing table 5 - memory ad dress location formulae for all modes of operation c = channel number, s = stream number mode tx/rx memory address location formula for block 0 memory address location formula for block 1 1 tx 24c + s 24c + s + 800h 1 rx 24c + s + 0400h 24c + s + c00h 2 tx 24c + s 24c + s + 1000h 2 rx 24c + s + 0800h 24c + s + 1800h 3 tx 12c + s 12c + s + 1000h 3 rx 12c + s + 0800h 12c + s + 1800h 4 or 5 (@ 2m) tx 16c + s 16c + s + 1000h 4 or 5 (@ 2m) rx 16c + s + 0800h 16c + s + 1800h 4 or 5 (@ 8 m) tx 8c + (s-16) + 0400h 8c + (s-16) + 1400h 4 or 5 (@ 8m) rx 8c + (s-16) + 0c00h 8c + (s-16) + 1c00h 2m ts frame n, channel 31 frame n+1, channel 0 8m ts ch 124 ch 125 ch 126 ch 127 ch 0 ch 1 ch 2 ch 3 r8 127 r2 31d w8 120 w2 30a rbc wbc finished reading last channel of 8mb/s and 4 th quarter of last channel of 2 mb/s of one complete frame(125 us) p7:p0 finished writing last channel of 8 mb/s and 4 th quarter of last channel of 2 mb/s 3 channel delay for 8 mb/s rate r8 1 r2 0b w8 122 w2 30c r8 2 r2 0c w8 123 w2 30d r8 3 r2 0d w8 124 w2 31a r8 4 r2 1a w8 125 w2 31b r8 5 r2 1b w8 126 w2 31c r8 6 r2 1c w8 127 w2 31d r8 0 r2 0a w8 121 w2 30b r8 7 r2 1d r/ w1 r/w2 strobe "a" denotes data for s0-s3 "b" denotes data for s4-s7 "c" denotes data for s8-s11 "d" denotes data for s12-s15
preliminary information MT90210 2-161 *exceeding these values may cause permanent damage. functional operation under these conditions is not implied ? dc electrical characteristics are over recommended operating conditions unless otherwise stated. * typical ?gures are at 25 c and are for design aid only. absolute maximum ratings * - voltages are with respect to v ss unless otherwise stated. parameter symbol min max units 1 dc power supply voltage v dd to v ss v dd 6v 2 voltage on any pin (other than supply pins) v i v ss +0.3 v dd +0.3 v 3 current at any pin (except v dd and v ss )i o 40 ma 4 package power dissipation p d 2mw recommended operating conditions - voltages are with respect to ground (v ss ) unless otherwise stated characteristics sym min typ max units test conditions 1 operating temperature t op -40 25 +85 c 2 power supply voltage v dd 4.75 5.0 5.25 v dc electrical characteristics ? characteristics sym min typ* max units test conditions 1 supply current i dd 15 100 ma 2 input high voltage, all inputs v ih 2.0 v dd v 3 input low voltage, all inputs v il 0 0.8 v 4 speci?c output high sourcing current i oh 12 ma v oh =2.4v 5 speci?c output low sinking current i ol 12 ma v ol =0.4v 6 leakage current s0-s23 all other pins i lk 200 5 m a 7 pin capacitance c p 10 pf
MT90210 preliminary information 2-162 figure 14 - input pulse width figure 15 - input rise and fall times figure 16 - setup time and hold time ac electrical characteristics ? - the following table specifies voltage reference levels used in both input timing and output timing specifications. the setup/hold and propagation delays are based on a single reference level which is 1.5v for ttl(v tt ) and 0.5*v dd for cmos (v ct ). voltage reference voltage value when connected to ttl voltage value when connected to cmos units v h 2.4 0.9*v dd v v hm 2.0 0.7*v dd v v lm 0.8 0.3*v dd v v l 0.4 0.1*v dd v v tt 1.5 not applicable v v ct not applicable 0.5*v dd v v l v h t v tt t v l v h v tt v l v h v hm v lm t t clock input data t t v l v h v tt v l v h v tt
preliminary information MT90210 2-163 figure 17 - output delays figure 18 - serial port timing for modes 1, 2, 3 clock v l v h v tt v tt t drive to drive t t drive to hiz-low drive to hiz-high output output output sclk t clk t clkh t clkl t frs t frh t frw t stod s0-23 bit 0, last ch ? bit 7, ch.0 bit 0, last ch ? t stih t stis ? mode 1, last channel = 31 mode 2, last channel = 63 mode 3, last channel = 127 s0-23 (inputs) (outputs) t t bit 7, ch.0 f0i 4.096 mhz (mode 1) 8.192 mhz (mode 2) 16.384 mhz (mode 3)
MT90210 preliminary information 2-164 figure 19 - serial port timing for modes 4 and 5 figure 20 - serial port tri-state timing t frh t stod s16-s23 s16-s23 hc4 (16.384 mhz ) (4.096 mhz) (8.192 mb/s) (8.192 mb/s) s0-15 t stih t stis s0-15 (2.048 mb/s) (2.048 mb/s) f0i (8khz) t hfrw t frs t stod bit 7, ch.127 bit 1, ch.0 bit 0, ch0 t stis t stih t hclkl t hclkh t hclk t t t ch t clk t clkl t clkh (inputs) (outputs ) (inputs) (outputs) bit 0, ch. 31 bit 7, ch. 0 bit 0, ch. 31 bit 7, ch. 0 bit 1, ch. 127 bit 0, ch. 127 bit 7, ch. 0 bit 1, ch. 0 s0-23 s0-23 sclk, bit cell boundary t za t az c16+
preliminary information MT90210 2-165 ? dc electrical characteristics are over recommended operating conditions unless otherwise stated. * typical ?gures are at 25 c and are for design aid only. ac electrical characteristics ? characteristics sym min typ* max units test conditions 1 sclk, c16 period 2.048 mb/s (4.096 mhz) 4.096 mb/s (8.192 mhz) 8.192 mb/s (16.384 mhz) t clk 244 122 60 ns ns ns 2 sclk, c16 pulse width high 2.048 mb/s 4.096 mb/s 8.192 mb/s t clkh 122 60 30 ns ns ns 3 sclk, c16 pulse width low 2.048 mb/s 4.096 mb/s 8.192 mb/s t clkl 122 60 30 ns ns ns 4 sclk rise/fall time t t 5ns 5 hc4 hold related to c16 t ch 3ns 6 hc4 period t hclk 244 ns 7 hc4 pulse low t hclkl 122 ns 8 hc4 pulse high t hclkh 122 ns 9 frame pulse setup (st-bus) t frs 0ns 10 frame pulse hold (st-bus) t frh 10 ns 11 frame pulse width in modes 1,2,3 2.048 mb/s 4.096 mb/s 8.192 mb/s t frw 244 122 60 ns ns ns 12 frame pulse width in modes 4,5 t hfrw 244 ns 13 s0-23 delay from active to high-z 2.048 mb/s, 4.096 mb/s, 8.192 mb/s t az 30 ns r l =1k, c l =200pf 14 s0-23 delay from high-z to active 2.048 mb/s, 4.096 mb/s, 8.192 mb/s t za 30 ns r l =1k, c l =200pf 15 s0-23 delay (high and low) from clk falling (st-bus mode) 2.048 mb/s, 4.096 mb/s, 8.192 mb/s t stod 30 ns r l =1k, c l =200pf 16 s0-23 set-up time before clk rising (st-bus mode) t stis 0 ns 17 s0-23 hold time from clk rising (st-bus mode) t stih 10 ns 18 ckout output delay from sclk t dpll 5ns
MT90210 preliminary information 2-166 figure 21 - pll timing figure 22 - p arallel port data read cycle sclk ckout t dpll c16+ c16 - (mode 3/4/5) y z t ad t st t hd t oeh valid valid t oes y(rd) t stb note: r/w1 output signal is high and r/w2 output signal is low during read cycles. x(rd) z(rd) ckout a0-a12 p0-p7 (read/ write) rdin input (16.384 mhz, (32.768 mhz, oeser input sclk str obe or c16+, c16- mode 1) mode 2/3/4/5) x
preliminary information MT90210 2-167 figure 23- parallel port data write cycle ? dc electrical characteristics are over recommended operating conditions unless otherwise stated. * typical ?gures are at 25 c and are for design aid only. ac electrical characteristics ? characteristics sym min typ* max units test conditions 1 address output delay from clock t ad 15 ns output load 50pf 2 output delay on r/ w1 and strobe t r/wd ,t stb 9.5 ns 3 pulse width low - r/ w1 and strobe modes 2, 3, 4 & 5 mode 1 t pwe 13.5 30 ns pulse width low on pclk for 30 ns 4 internal data output delay from clock falling t dod 10 ns output load 50 pf 5 address hold from write inactive t ah 2.25 ns 6 input data & oe setup times t st , t oes 0ns 7 input data & oe hold times t hd , t oeh 5ns ckout a0-a12 p0-p7 (read/ write) (16.384 mhz, (32.768 mhz, sclk wr(y) wr(z) strobe yz xs r/ w1 t ah t pwe t dod t stb note: r/w2 output signal is high during write cycles. or c16+, c16 - t r/wd mode 1) mode 2/3/4/5) t ad t pwe wr(x)
MT90210 preliminary information 2-168
package outlines metric quad flat pack - l suf?x note: governing controlling dimensions in parenthesis ( ) are in millimeters. dim 44-pin 64-pin 100-pin 128-pin min max min max min max min max a - 0.096 (2.45) - 0.134 (3.40) - 0.134 (3.40) - 0.154 (3.85) a1 0.01 (0.25) - 0.01 (0.25) - 0.01 (0.25) - 0.00 0.01 (0.25) a2 0.077 (1.95) 0.083 (2.10) 0.1 (2.55) 0.12 (3.05) 0.1 (2.55) 0.12 (3.05) 0.125 (3.17) 0.144 (3.60) b 0.01 (0.30) 0.018 (0.45) 0.013 (0.35) 0.02 (0.50) 0.009 (0.22) 0.015 (0.38) 0.019 (0.30) 0.018 (0.45) d 0.547 bsc (13.90 bsc) 0.941 bsc (23.90 bsc) 0.941 bsc (23.90 bsc) 1.23 bsc (31.2 bsc) d 1 0.394 bsc (10.00 bsc) 0.787 bsc (20.00 bsc) 0.787 bsc (20.00 bsc) 1.102 bsc (28.00 bsc) e 0.547 bsc (13.90 bsc) 0.705 bsc (17.90 bsc) 0.705 bsc (17.90 bsc) 1.23 bsc (31.2 bsc) e 1 0.394 bsc (10.00 bsc) 0.551 bsc (14.00 bsc) 0.551 bsc (14.00 bsc) 1.102 bsc (28.00 bsc) e 0.031 bsc (0.80 bsc) 0.039 bsc (1.0 bsc) 0.256 bsc (0.65 bsc) 0.031 bsc (0.80 bsc) l 0.029 (0.73) 0.04 (1.03) 0.029 (0.73) 0.04 (1.03) 0.029 (0.73) 0.04 (1.03) 0.029 (0.73) 0.04 (1.03) l1 0.077 ref (1.95 ref) 0.077 ref (1.95 ref) 0.077 ref (1.95 ref) 0.063 ref (1.60 ref) a 1 a index d 1 b e e 1 e pin 1 d a 2 notes: 1) not to scale 2) top dimensions in inches warning: this package diagram does not apply to the mt90810ak 100 pin package. please refer to the data sheet for exact dimensions. l l1 3) the governing controlling dimensions are in millimeters for design purposes ( )
package outlines note: governing controlling dimensions in parenthesis ( ) are in millimeters. dim 160-pin 208-pin 240-pin min max min max min max a - 0.154 (3.92) .161 (4.10) - 0.161 (4.10) a1 0.01 (0.25) 0.01 (0.25) 0.02 (0.50) 0.01 (0.25) 0.02 (0.50) a2 0.125 (3.17) 0.144 (3.67) .126 (3.20) .142 (3.60) 0.126 (3.2) 0.142 (3.60) b 0.009 (0.22) 0.015 (0.38) .007 (0.17) .011 (0.27) 0.007 (0.17) 0.010 (0.27) d 1.23 bsc (31.2 bsc) 1.204 (30.6) 1.360 bsc (34.6 bsc) d 1 1.102 bsc (28.00 bsc) 1.102 (28.00) 1.26 bsc (32.00 bsc) e 1.23 bsc (31.2 bsc) 1.204 bsc (30.6 bsc) 1.360 bsc (34.6 bsc) e 1 1.102 bsc (28.00 bsc) 1.102 bsc (28.00 bsc) 1.26 bsc (32.00 bsc) e 0.025 bsc (0.65 bsc) 0.020 bsc (0.50 bsc) 0.0197 bsc (0.50 bsc) l 0.029 (0.73) 0.04 (1.03) 0.018 (0.45) 0.029 (0.75) 0.018 (0.45) 0.029 (0.75) l1 0.063 ref (1.60 ref) 0.051 ref (1.30 ref) 0.051 ref (1.30 ref)
m mitel (design) and st-bus are registered trademarks of mitel corporation mitel semiconductor is an iso 9001 registered company copyright 1999 mitel corporation all rights reserved printed in canada technical documen t a tion - n o t for resale world headquarters - canada tel: +1 (613) 592 2122 fax: +1 (613) 592 6909 north america asia/paci?c europe, middle east, tel: +1 (770) 486 0194 tel: +65 333 6193 and africa (emea) fax: +1 (770) 631 8213 fax: +65 333 6192 tel: +44 (0) 1793 518528 fax: +44 (0) 1793 518581 http://www.mitelsemi.com information relating to products and services furnished herein by mitel corporation or its subsidiaries (collectively mitel) is believed to be reliable. however, mitel assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by mitel or licensed from third parties by mitel, whatsoever. purchasers of products are also hereby noti?ed that the use of product in certain ways or in combination with mitel, or non-mitel furnished goods or services may infringe patents or other intellectual property rights owned by mitel. this publication is issued to provide information only and (unless agreed by mitel in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. the products, their speci?cations, services and other information appearing in this publication are subject to change by mitel without notice. no warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a speci?c piece of equipment. it is the users responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. manufacturing does not necessarily include testing of all functions or parameters. these products are not suitable for use in any medical products whose failure to perform may result in signi?cant injury or death to the user. all products and materials are sold and services provided subject to mitels conditions of sale which are available on request.

▲Up To Search▲

Price & Availability of MT90210

	To Download MT90210 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .